google/skywater-pdk

Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.

View on GitHub ↗Jump to charts ↓

Summary Information

Updated 46 minutes ago
Added to GitGenius on September 18th, 2026
Created on May 6th, 2020
Open Issues & Pull Requests: 200 (+0)
GitHub issues: Enabled
Number of forks: 488
Total Stargazers: 3,717 (+0)
Total Subscribers: 163 (+0)

Repository Insights (GitGenius)

Median issue/PR response: 12.1 days
Mean response time: 258.5 days
90th percentile: 1079.1 days
Tracked items: 18

Most active contributors

Sign in to see contributor activity.

Charts & Analytics

Fetching additional details & charts...

Issue Activity (beta)

Open issues: 17
New in 7 days: 0
Closed in 7 days: 0
Avg open age: 1,306 days
Stale 30+ days: 14
Stale 90+ days: 14

Recent activity

Opened in 7 days: 0
Closed in 7 days: 0
Comments in 7 days: 0
Events in 7 days: 0

Top labels

  • type-bug (4)
  • lib-sky130_fd_sc_hd (3)
  • lib-sky130_fd_sc_hs (3)
  • files-model-verilog (2)
  • lib-sky130_fd_sc_hdll (2)
  • lib-sky130_fd_sc_lp (2)
  • lib-sky130_fd_sc_ls (2)
  • lib-sky130_fd_sc_ms (2)

Most active issues this week

Detailed Description

SkyWater Open Source PDK is a process design kit for creating manufacturable semiconductor designs at SkyWater Technology Foundry's 130-nanometer node.

The tool addresses the lack of open-source process design kits by providing a complete set of design resources developed through collaboration between Google and SkyWater. It enables designers to create integrated circuits that can be manufactured at SkyWater's facility by supplying the necessary technology files, device models, design rules, and libraries required for the design flow. The PDK is built on validated process technology that has been used commercially, though the open-source release itself remains in experimental preview status and is intended for test chips and design verification rather than production use at present.

Designers considering adoption should understand that this tool is most suitable for those exploring open-source chip design, conducting initial verification work, or creating test silicon. It works with standard EDA tools in the open-source ecosystem and is particularly valuable for projects that require transparency in the manufacturing process or cannot access proprietary PDKs.

Development activity shows active engagement with the design community through documentation and issue tracking. The project maintains a mailing list for release announcements and important updates. The tool integrates with established open-source EDA projects and libraries in the semiconductor design ecosystem. Validation efforts are ongoing, with internal test designs and silicon validation planned to verify the released data before production readiness.